In an SDRAM how do address rows/columns and rank width and bank width relate to the total memory size? – Electrical Engineering Stack Exchange